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Abstract 
The parasitic capacitance in the dynamic node increases for wide tag comparator increasing the delay and power consumption. 
The output signal may also degrade with high performance computing that uses clock frequency over 1GHz. In this paper a 
circuit is proposed to reduce the delay of the evaluation phase of the 64 bit tag comparator by reducing the parasitic 
capacitance at the dynamic node. The circuit is applicable for wide fan-in gates. The performance has enhanced by 60-70% 
with reduced leakage providing reduced voltage degradation of the output signal when compared to the rest of the dynamic 
circuit under study. The Mentor Graphics tool kit is used to perform pre-layout simulations, circuit layout generation and 
physical verification of the layout. 
© 2014 The Authors. Published by Elsevier B.V. 
Peer-review under responsibility of organizing committee of the International Conference on Information and Communication 
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1. Introduction 
The proportional scaling of all devices in a circuit definitely results in a reduction of the total silicon area 
occupied by the circuit, enhancing the overall packing density of the chip. In constant-field scaling the scaling 
affects the threshold voltage6.  
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As a result the subthreshold current may rise exponentially. This becomes critical where small amounts of 
current may significantly disturb the operation of the circuit degrading its noise immunity. Moreover using wide 
gates greatly degrades the noise margin and increases the leakage current11. Device scaling scales down the gate 
oxide enhancing the short channel effects. Nevertheless, thinner gate oxide leads to exponentially higher gate 
leakage9. Demands for high performance computing have boosted the clock frequency over 1 GHz and physical 
address space has extended up to 50 bit for 64 bit microprocessor. Dynamic logic design is broadly implemented 
in conventional tag comparator circuits. As the output signals from the SRAM are precharged signals, tag 
comparator is appropriate for a footless dynamic circuit style1. Because each 2-input XOR consists of 2 legs, the 
50-bit comparator is composed of hundred legs. The large number of legs causes the parasitic capacitance on the 
dynamic domino node to rise considerably. The dynamic node capacitance increases with the number of nMOS 
transistors in the evaluation network resulting in a dramatic reduction of overall speed of the circuit. The drain 
capacitance of the multiple nMOS contributes the dynamic node capacitance.  Moreover, the multiple parallel 
leaky paths in wide fan-in gates decrease the noise immunity of the circuit. Excessive leakage of the dynamic node 
may degrade the output signal and makes the circuit unsuitable for high frequency operation. This motivates the 
need to develop circuit techniques to implement wide fan-in gate. In the worst case input pattern, only one out of 
eight nMOS paths discharge the domino node. Increase in the number of legs in the evaluation path worsens the 
noise immunity intensifying the subthreshold conduction. Besides, unnecessary leakage may result in false 
evaluation. The wide fan-in gates are typically employed in the read path of register files, flash memories, tag 
comparators, programmable logic arrays, and wide multiplexer and De-multiplexer2.  
2. Existing architectures 
2.1. Footed domino logic (FDL) 
Figure 1 shows a domino architecture of an OR gate using a keeper transistor. A clock signal is provided at the 
gate of the precharge transistor. The clock signal schedules the domino circuit in two phases: precharge phase and 
evaluation phase. When the clock signal is in a low state, the dynamic node is precharged to a high level. This 
phase represents precharge phase. During this phase, the signal at the output node does not vary with the input 
signal. When the clock signal makes a 0 to 1 transition, there are two possibilities: the dynamic node is either 
discharged to a low level through the pull-down leg or remains high. The potential problem due to charge sharing 
is that that the voltage at the dynamic node may reduce during evaluation phase. A pMOS keeper restores the 
voltage at the dynamic node. 
 
Fig. 1. Footed Domino Logic implementing a wide fan-in OR gate 
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As the size of the keeper transistor increases, the noise immunity increases; however, the performance 
degrades, and the power consumption increases. The reduction in leakage immunity and lower performance makes 
keeper upsizing an incompatible solution for scaled domino circuit5. It is clearly noted that the nMOS circuitry of 
dynamic logic connected in parallel reduces the performance and increases the leakage. Hence, in order to achieve 
a tradeoff between performance and robustness, the number of nMOS transistors in the pull-down leg must be 
limited2.  Besides, a large keeper is not applicable for high performance application. 
2.2. High Speed Domino (HSD) 
The High Speed Domino3 logic extends the operation of the domino logic utilizing a different configuration of 
control circuitry11. The circuit schematic of the HSD circuit implementing tag comparator is shown in figure 2(a). 
The precharge phase begins with the rising transition of clock signal. The pull up transistor MP1 precharges the 
dynamic node when the clock signal goes low. At the inception of evaluation phase, the keeper is turned OFF 
thereby solving the problem due to contention.  
2.3. Leakage current replica (LCR) keeper domino 
The leakage current replica keeper domino logic is similar to footless dynamic circuit and has a controlled 
keeper. The circuit schematic of the LCR circuit implementing tag comparator is shown in figure 2(b). Current 
mirror comprises of transistor Mp2 in diode configuration and transistor Mn1. The size of the transistor Mn1 
depends on the size of n-transistors in the PDN structure. The worst case leakage current is replicated by 
implementing the current mirror. It tracks the leakage current and copies it into the domino logic through the 
keeper transistor Mk24.  
 
Fig. 2. (a) HSD circuit implementing a tag comparator; (b) LCR circuit implementing a tag comparator. 
3. Proposed Architecture 
The schematic structure of the proposed circuit to realize wide gate is shown in fig. 3. The evaluation 
transistors in the pull-up network (PUN) implementing the logical function, is separated from the keeper 
transistor. The current mirror is connected to the gate of keeper transistor Mk1. One typical situation in a 
MOSFET is due to subthreshold leakage current that flows when VGS < VTn. It occurs under the influence of 
increased drain voltage. Decreasing the channel length increases subthreshold conduction which may become 
1264   Lidiya Mariam Koshy and G. Jyothish Chandran /  Procedia Computer Science  46 ( 2015 )  1261 – 1267 
rather critical in short channel MOS transistors which has channel length L<1μm10. The diode transistor (Md1) 
forms a serial connection with the evaluation network. During evaluation phase the voltage drop across the diode 
configuration turning the gate to source voltage of the OFF evaluation MOSFET negative5. Consequently, the 
leakage current is reduced.  
 
 
Fig. 3. Proposed circuit implementing tag comparator 
The first stage comprises of the pull-up network consisting of evaluation transistors. The second stage 
comprises of the keeper network, which is like a single input footless domino. For the previous circuits, the 
parasitic capacitance at the node depends on the number of nMOS transistors in the evaluation network. The 
overall performance can be poor owing to large parasitic capacitance at the dynamic node. But in case of the 
proposed circuit, only one transistor (Mp3) connects the dynamic node to the pull up logic.  
4. Simulation and Analysis 
The dynamic performance of the simulated schematic file can be estimated by Eldo simulator at a nominal 
temperature of 27°C and 1.8V power supply implemented in Taiwan Semiconductor Manufacturing Company 
(TSMC) 180-nm process technology. The circuits were simulated using several clock frequency ranging from 0.1 
to 1.1 GHz. IC workstation (layout editor tool) is used to generate circuit layout. In order to satisfy the layout 
design rules, many iterations are performed on the layout ensuring that its topology do not vary considerably. 
Subsequently, a circuit extraction procedure is accomplished so as to determine the actual transistor sizes and the 
parasitic capacitances at each node. 
4.1. Waveform analysis 
EZ Wave Viewer displayed the pre-layout simulation waveforms. Figure 4 illustrates the simulated input and 
output voltage waveforms of FDL circuit realizing tag comparator. If the two inputs to the XOR-logic remains the 
same, the output remains the same state as that in precharged phase.  
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Fig. 4. Simulated voltage waveforms of FDL circuit realizing tag comparator. 
Using the proposed logic, when the input signals are applied, evaluation of the output signal takes place when 
clock is high. V(A0) and V(B0) corresponds to the first bit in the comparator.  V(OP) represents the output signal. 
The circuits are simulated in Eldo platform in the 180-nm technology models at 27ͼC and 1.8 V supply. Among 
other domino circuits under study the proposed logic was the only circuit that exhibited true evaluation for all 
input pattern when simulated at 1GHz clock frequency. The other circuit simulation indicated false evaluation.  
4.2. Sizing of keeper transistor 
The keeper must be strong enough to compensate for any leakage current drawn when the output is floating 
and the pull-down stack is OFF. Keepers may need to be stronger on wide NOR gates or multiplexers in 
particularly leaky processes. However, strong keepers also increase delay. For small dynamic gates the keeper 
must be weaker than a minimum sized transistor8. Table 1 illustrates the upshot of testing FDL circuit and 
proposed circuit with various sizes of keeper. Simulation of 64 input FDL circuit resulted in false evaluation as 
keeper transistor width was quite low (< 2W).  
 
Table 1. Testing FDL and proposed logic by keeper upsizing 
Pull up transistor size (width) Footed 
Domino 
Proposed 
logic 
W Fail Pass 
2W Pass Pass 
3W Pass Pass 
 
4.3. Performance and power utilization 
Using Eldo platform a comparative study relating to the delay, size and power utilization is carried out. The 
overall performance depends on the dynamic node capacitance that loads the dynamic gate. So as to avoid 
contention of the keeper transistor with evaluation network, the keeper transistor should be turned OFF quite 
sooner. The table 2 gives a comparative analysis of area, power delay estimates of the circuits under study. From 
the table it can be noted that the performance of the proposed circuit has been increased by 60-70% at the cost of 
higher power consumption. Voltage degradation of the output signal does not occur due to the minimum leakage 
current. Domino dissipates large power in driving the capacitance of the clock lines, which switch at full rate7. 
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Fig. 5. Power delay product of the domino architectures for 64 bit tag comparator 
     Table 2. Comparison of delay and power for 64 bit tag comparator 
Domino circuit Footed 
Domino 
High 
Speed 
Domino 
Leakage 
current 
Replica 
Proposed circuit 
Transistor count 261 267 264 276 
Clock to output delay (ps) 381 552 333       115 
Normalized CQ delay 1 1.45 0.87 0.35 
Power consumed(nW) 1.43 1.63 1.72 2.1 
Another significant parameter is PDP or power delay product, which is equal to Pavg × tDQ where Pavg is the 
circuit power consumption and tDQ represents the DQ circuit delay. The High Speed Domino logic shows a high 
value of PDP in the range of 10-18 Ws. Figure 5 illustrates the PDP of the domino circuits under study. As the 
proposed circuit has the least PDP, it can be used to implement low leakage and high performance gates. 
4.4. Performance variation due to varied temperature 
The FDL and the proposed circuit were simulated under wide degree of temperature and noted the delay of the 
circuits. The temperature was varied between 10 to 115°C. Figure 6 illustrates the delay variation for the 
conventional FDL circuit and the proposed circuit logic for varying temperature range. There is a wide deviation 
in delay for the existing FDL circuit when compared to the proposed circuit for higher temperatures which 
restricts its application in high temperature applications.  
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Fig. 6. Delay variation under varying temperature range 
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A layout editor being an interactive graphic platform, allows the creation and deletion of layout elements. The 
layout of the simulated circuits can be created from the viewpoints of the circuits created by the Eldo simulator. 
The circuit passed the Design Rule Check. Design rules allow the scaling of geometrical features linearly and 
proportionally. The layout uses only two metal for metal to metal interconnections. Layout contains information 
on what patterns have to be made on the wafer. Wires cannot be drawn at arbitrary angles—only horizontal and 
vertical wire segments are allowed12. Masks are created using the layout information provided by the designer. 
The circuit layout was implemented in IC workstation in TSMC 180nm technology.  
5. Conclusion 
The charge sharing problem degrades the output signal while implementing wide tag comparator. The 64 bit 
tag comparator was implemented using various domino approaches and simulated. The schematic entry of the 64 
bit tag comparator was done using Mentor graphics Design Architect tool. Simulation was done with Mentor 
graphics Eldo using TSMC 180nm CMOS technology at 1.8V supply voltage. It is found that the proposed circuit 
has 70% lower C-Q delay than conventional FDL. The PDP is the lowest for the proposed logic and highest for 
HSD logic. The size of the pull up transistor of proposed circuit is relatively much smaller when compared to the 
conventional dynamic logic. Even during the variation of temperature there is least variation of performance. 
Hence this logic is better circuit for implementing wide fan-in gates. When certain input signal was applied to the 
existing domino logic a degraded output waveforms were obtained at a clock frequency of 1GHz. If these circuits 
are cascaded with any other circuit false evaluation may arise as a result of degraded waveforms of the domino 
logic. There is nonconformity in delay during temperature variation for the conventional dynamic circuit. The 
proposed circuit sustains a persistent delay upto 115°C temperature rise.  
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